🔲 ArchOrbit

⚙️ CPU

🚰 Pipeline

⚡ Cache

RISC-V

🔲 Computer Architecture

Processor Design • Memory Hierarchy • Pipelining • Parallelism

Master the inner workings of computers — from instruction set architecture to out-of-order execution, cache coherence, and modern multicore systems.

48+

Computer Architecture Concepts & Processor Design

Stored Program Concept

Von Neumann architecture, fetch-decode-execute cycle.

Instruction Set Architecture (ISA)

RISC vs CISC, addressing modes, operand types.

RISC-V Instruction Set

Open standard ISA, RV32I, extensions, modular design.

ARM Architecture

Thumb instructions, AArch64, mobile and embedded dominance.

Datapath & Control Unit

ALU, registers, program counter, control signals (hardwired/microprogrammed).

Single-Cycle Processor

One instruction per clock, critical path, performance limits.

Classic 5-Stage Pipeline

IF, ID, EX, MEM, WB stages, throughput improvement.

Pipeline Hazards

Structural, data (RAW/WAR/WAW), control hazards, forwarding.

Branch Prediction

Static/dynamic, 2-bit predictor, BTB, TAGE predictor.

Cache Memory Fundamentals

Direct-mapped, set-associative, fully associative, replacement policies.

Cache Coherence (MESI/MOESI)

Snooping protocols, modified/shared/invalid states, bus snooping.

Virtual Memory & Paging

TLB, page tables, address translation, swapping.

Superscalar Architecture

Multiple issue, instruction-level parallelism (ILP), VLIW.

Tomasulo's Algorithm

Register renaming, reservation stations, out-of-order execution.

Dynamic Scheduling

Reorder Buffer (ROB)

Precise exceptions, in-order commit, out-of-order execution.

Multicore Processors

Chip multiprocessors (CMP), shared L3 cache, NUMA.

SIMD & Vector Processors

AVX, Neon, SVE, vector registers, scatter-gather.

Amdahl's Law

Speedup limits, parallel fraction impact, Gustafson's law.

CPU Benchmarks (SPEC, Dhrystone)

CPI, IPC, clock frequency, performance evaluation.

Speculative Execution

Spectre/Meltdown implications, value prediction.

Simultaneous Multithreading (SMT)

Hyper-Threading, sharing pipeline resources.

DMA & Interrupts

Direct memory access, interrupt handlers, polling vs interrupt.

PCI Express (PCIe)

Lanes, switches, root complex, NVMe over PCIe.

GPU Architecture (CUDA)

Warps, streaming multiprocessors, memory hierarchy, SIMT.

FPGA Architecture

LUTs, configurable logic blocks, programmable interconnects.

⚙️ Computer Architecture Roadmap

🔰 Foundation

Von Neumann, ISA basics, datapath, performance metrics

📦 Core

Cache memory, pipelining basics, RISC-V/ARM, hazards

🔥 Advanced

Out-of-order execution, branch prediction, cache coherence, virtual memory

🏆 Specialist

Tomasulo, SMT, SIMT/GPU, speculative execution, FPGA, advanced μarch

🔧 Build Fast & Efficient Processors

Interactive simulator labs, RISC-V coding, and processor design challenges.

Back to Home Architecture Services